SiN spacer profile patterning

ABSTRACT

Processing methods may be performed to form recesses in a semiconductor substrate. The methods may include oxidizing an exposed silicon nitride surface on a semiconductor substrate within a processing region of a semiconductor processing chamber. The methods may include forming an inert plasma within the processing region of the processing chamber. Effluents of the inert plasma may be utilized to modify the oxidized silicon nitride. A remote plasma may be formed from a fluorine-containing precursor to produce plasma effluents. The methods may include flowing the plasma effluents to the processing region of the semiconductor processing chamber. The methods may also include removing the modified oxidized silicon nitride from the semiconductor substrate.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. application Ser. No. 15/350,803, filed Nov. 14, 2016, and which is hereby incorporated by reference in its entirety for all purposes.

TECHNICAL FIELD

The present technology relates to semiconductor systems, processes, and equipment. More specifically, the present technology relates to systems and methods for removing oxidized material from a semiconductor substrate.

BACKGROUND

Integrated circuits are made possible by processes which produce intricately patterned material layers on substrate surfaces. Producing patterned material on a substrate requires controlled methods for removal of exposed material. Chemical etching is used for a variety of purposes including transferring a pattern in photoresist into underlying layers, thinning layers, or thinning lateral dimensions of features already present on the surface. Often it is desirable to have an etch process that etches one material faster than another facilitating, for example, a pattern transfer process. Such an etch process is said to be selective to the first material. As a result of the diversity of materials, circuits, and processes, etch processes have been developed with a selectivity towards a variety of materials.

Etch processes may be termed wet or dry based on the materials used in the process. A wet HF etch preferentially removes silicon oxide over other dielectrics and materials. However, wet processes may have difficulty penetrating some constrained trenches and also may sometimes deform the remaining material. Dry etches produced in local plasmas formed within the substrate processing region can penetrate more constrained trenches and exhibit less deformation of delicate remaining structures. However, local plasmas may damage the substrate through the production of electric arcs as they discharge.

Thus, there is a need for improved systems and methods that can be used to produce high quality devices and structures. These and other needs are addressed by the present technology.

SUMMARY

Processing methods may be performed to form recesses in a semiconductor substrate. The methods may include oxidizing an exposed silicon nitride surface on a semiconductor substrate within a processing region of a semiconductor processing chamber. The methods may include forming an inert plasma within the processing region of the processing chamber. Effluents of the inert plasma may be utilized to modify the oxidized silicon nitride. A remote plasma may be formed from a fluorine-containing precursor to produce plasma effluents. The methods may include flowing the plasma effluents to the processing region of the semiconductor processing chamber. The methods may also include removing the modified oxidized silicon nitride from the semiconductor substrate.

During the modification operation, the inert plasma may include or be composed of a hydrogen or helium plasma. The inert plasma may be formed from a bias power below about 100 W. In embodiments, the surface of the exposed silicon nitride on the semiconductor substrate may be modified to a depth from the exposed surface within the semiconductor substrate of less than about 4 nm. A pressure within the semiconductor processing chamber while forming the inert plasma and during the modifying may be maintained below about 50 mTorr.

The remote plasma may be formed in a region of the semiconductor processing chamber fluidly isolated from the processing region of the semiconductor processing chamber or may be formed in a remote plasma unit fluidly coupled with the semiconductor processing chamber. The semiconductor substrate may be maintained at a temperature above or about 80° C. during the removal of the modified surface of the oxidized silicon nitride. Removing the modified surface of the exposed oxidized silicon nitride may expose an unmodified portion of the oxidized silicon nitride, and an etching selectivity of a modified portion of the oxidized silicon nitride to the unmodified portion of the oxidized silicon nitride may be greater than or about 100:1, greater than or about 1,000:1, or higher. The oxidizing operation may include forming an oxygen-based plasma within the processing region of the semiconductor processing chamber. The oxidizing may also include contacting the exposed silicon surface with plasma effluents of the oxygen-based plasma. In embodiments, the remote plasma may be additionally formed from a hydrogen-containing precursor. Also, in embodiments the methods may produce one or more silicon nitride spacers. The spacers may be characterized by a height across the spacers, and the height of each spacer may be consistent across the silicon nitride spacer within about 10 nm or less.

The present technology may also include etching methods for removing silicon oxide materials. The methods may include oxidizing an exposed silicon nitride surface on a semiconductor substrate within a processing region of a semiconductor processing chamber to produce a region of silicon oxide. The methods may include forming an inert plasma within the processing region of the semiconductor processing chamber. The methods may include modifying at least a portion of the exposed region of silicon oxide with effluents of the inert plasma. The methods may include contacting the modified silicon oxide with plasma effluents of a fluorine-containing precursor. The methods may further include etching the modified silicon oxide. In embodiments the oxidizing, modifying, contacting, and etching may all be performed in a single semiconductor processing chamber.

In embodiments, the etching may be performed at a temperature of about 100° C. The plasma effluents of the fluorine-containing precursor may be formed in a remote region of the semiconductor processing chamber fluidly coupled with, and physically separated from, the processing region of the semiconductor processing chamber. The plasma effluents of the fluorine-containing precursor may be produced by a capacitively-coupled plasma at a power level of about 300 W. In embodiments, the modified silicon oxide may be additionally contacted with a hydrogen-containing precursor. The hydrogen-containing precursor may bypass the remote region of the semiconductor processing chamber. The hydrogen-containing precursor may interact with the plasma effluents of the fluorine-containing precursor subsequent to the plasma effluents of the fluorine-containing precursor exiting the remote region of the semiconductor processing chamber.

The present technology also includes methods of etching an oxidized region of a silicon-containing material. The methods may include forming an oxygen-containing plasma within a processing region of a semiconductor processing chamber. The methods may also include oxidizing an exposed silicon-containing surface on a semiconductor substrate within the processing region of the semiconductor processing chamber to form a region of silicon oxide at least 3 nm in depth from the silicon-containing surface. The methods may include forming an inert plasma within the processing region of the semiconductor processing chamber. The inert plasma may include a hydrogen or helium plasma formed by a bias power of less than 100 W. The methods may also include modifying an exposed region of the oxidized silicon-containing surface with effluents of the inert plasma. Also, during the modification operation, a pressure within the semiconductor processing chamber may be maintained below about 50 mTorr.

The methods may also include forming a plasma of a fluorine-containing precursor in a remote region of the semiconductor processing chamber that is separated from the processing region of the semiconductor processing chamber by a showerhead. The methods may include contacting the modified, oxidized silicon-containing surface with plasma effluents of the fluorine-containing precursor. Additionally, the methods may include etching the modified, oxidized silicon-containing surface at a temperature of about 100° C. In embodiments, the oxidizing, modifying, contacting, and etching may all be performed in the same semiconductor processing chamber. In some embodiments no solid byproducts are produced during the etching. The remote region of the semiconductor processing chamber may be a region defined within the semiconductor processing chamber in embodiments. Additionally, the remote region of the semiconductor processing chamber may be a region external to the semiconductor processing chamber, but fluidly coupled with an inlet to the semiconductor processing chamber.

Such technology may provide numerous benefits over conventional systems and techniques. For example, the present methods may reduce pitch walking during subsequent processing operations. Additionally, the virtually infinite selectivity with respect to oxide may allow treatment to be performed on reduced thickness materials. These and other embodiments, along with many of their advantages and features, are described in more detail in conjunction with the below description and attached figures.

BRIEF DESCRIPTION OF THE DRAWINGS

A further understanding of the nature and advantages of the disclosed technology may be realized by reference to the remaining portions of the specification and the drawings.

FIG. 1 shows a top plan view of an exemplary processing system according to the present technology.

FIG. 2 shows a schematic cross-sectional view of an exemplary processing chamber according to the present technology.

FIG. 3 shows selected operations in an etching method according to embodiments of the present technology.

FIGS. 4A-4D illustrate cross-sectional views of substrate materials on which selected operations are being performed according to embodiments of the present technology.

FIGS. 5A-5B show silicon nitride spacers that may be formed according to embodiments of the present technology.

Several of the figures are included as schematics. It is to be understood that the figures are for illustrative purposes, and are not to be considered of scale unless specifically stated to be of scale. Additionally, as schematics, the figures are provided to aid comprehension and may not include all aspects or information compared to realistic representations, and may include superfluous or exaggerated material for illustrative purposes.

In the appended figures, similar components and/or features may have the same reference label. Further, various components of the same type may be distinguished by following the reference label by a letter that distinguishes among the similar components. If only the first reference label is used in the specification, the description is applicable to any one of the similar components having the same first reference label irrespective of the letter.

DETAILED DESCRIPTION

The present technology includes systems and components for semiconductor processing of small pitch features. As line pitch is reduced, standard lithography processes may be limited, and alternative mechanisms may be used in patterning. During one such patterning operation, nitride spacers may be formed over an oxide surface. In one formation scenario, the nitride layer is deposited over dummy polysilicon lines and over a pad oxide. To form the nitride spacers, an etching process is performed that may remove the continuity of the nitride layer as well as the polysilicon. However, the nitride deposited may have rounded corners that may become more pronounced and even fully taper during the etching operation. This extra gap-side etching may cause the line thickness between the cores and gaps to differ, which may cause pitch walking in later processes.

Conventional technologies may include extreme ultraviolet lithography or self-aligned double or quadruple patterning to produce these structures. Unfortunately, these types of etching processes may not be capable of effective transfer for small pitch features. Additionally, the processes will require additional patterning, deposition, and removal operations that may dramatically increase queue times. The present technology, however, takes advantage of a single chamber capable of both surface modification as well as etching capabilities to affect material quality, etch rates, and selectivity. By modifying or damaging the silicon nitride region, removal can be performed under etching conditions that may be less suitable for standard film removal. Due to the benefits of the techniques on oxide films, sidewall oxidation may allow support to be provided to the nitride spacer corners, reducing or removing the tapered profile, and providing a flatter top profile that may reduce or eliminate pitch walking. The techniques explained may not be limited to the present technology, and may be suitable for a variety of semiconductor processes across industry by allowing limited removal at highly selective rates. For example, along with source-drain opening, these techniques may be used for footing removal, dummy polysilicon pull-off, and many other modification and removal processes.

Although the remaining disclosure will routinely identify specific etching processes utilizing the disclosed technology, it will be readily understood that the systems and methods are equally applicable to deposition and cleaning processes as may occur in the described chambers. Accordingly, the technology should not be considered to be so limited as for use with etching processes alone.

FIG. 1 shows a top plan view of one embodiment of a processing system 100 of deposition, etching, baking, and curing chambers according to embodiments. The processing tool 100 depicted in FIG. 1 may contain a plurality of process chambers, 114A-D, a transfer chamber 110, a service chamber 116, an integrated metrology chamber 117, and a pair of load lock chambers 106A-B. The process chambers may include structures or components similar to those described in relation to FIG. 2, as well as additional processing chambers.

To transport substrates among the chambers, the transfer chamber 110 may contain a robotic transport mechanism 113. The transport mechanism 113 may have a pair of substrate transport blades 113A attached to the distal ends of extendible arms 113B, respectively. The blades 113A may be used for carrying individual substrates to and from the process chambers. In operation, one of the substrate transport blades such as blade 113A of the transport mechanism 113 may retrieve a substrate W from one of the load lock chambers such as chambers 106A-B and carry substrate W to a first stage of processing, for example, an etching process as described below in chambers 114A-D. If the chamber is occupied, the robot may wait until the processing is complete and then remove the processed substrate from the chamber with one blade 113A and may insert a new substrate with a second blade (not shown). Once the substrate is processed, it may then be moved to a second stage of processing. For each move, the transport mechanism 113 generally may have one blade carrying a substrate and one blade empty to execute a substrate exchange. The transport mechanism 113 may wait at each chamber until an exchange can be accomplished.

Once processing is complete within the process chambers, the transport mechanism 113 may move the substrate W from the last process chamber and transport the substrate W to a cassette within the load lock chambers 106A-B. From the load lock chambers 106A-B, the substrate may move into a factory interface 104. The factory interface 104 generally may operate to transfer substrates between pod loaders 105A-D in an atmospheric pressure clean environment and the load lock chambers 106A-B. The clean environment in factory interface 104 may be generally provided through air filtration processes, such as HEPA filtration, for example. Factory interface 104 may also include a substrate orienter/aligner (not shown) that may be used to properly align the substrates prior to processing. At least one substrate robot, such as robots 108A-B, may be positioned in factory interface 104 to transport substrates between various positions/locations within factory interface 104 and to other locations in communication therewith. Robots 108A-B may be configured to travel along a track system within enclosure 104 from a first end to a second end of the factory interface 104.

The processing system 100 may further include an integrated metrology chamber 117 to provide control signals, which may provide adaptive control over any of the processes being performed in the processing chambers. The integrated metrology chamber 117 may include any of a variety of metrological devices to measure various film properties, such as thickness, roughness, composition, and the metrology devices may further be capable of characterizing grating parameters such as critical dimensions, sidewall angle, and feature height under vacuum in an automated manner.

Turning now to FIG. 2 is shown a cross-sectional view of an exemplary process chamber system 200 according to the present technology. Chamber 200 may be used, for example, in one or more of the processing chamber sections 114 of the system 100 previously discussed Generally, the etch chamber 200 may include a first capacitively-coupled plasma source to implement an ion milling operation and a second capacitively-coupled plasma source to implement an etching operation and to implement an optional deposition operation. The chamber 200 may include grounded chamber walls 240 surrounding a chuck 250. In embodiments, the chuck 250 may be an electrostatic chuck that clamps the substrate 202 to a top surface of the chuck 250 during processing, though other clamping mechanisms as would be known may also be utilized. The chuck 250 may include an embedded heat exchanger coil 217. In the exemplary embodiment, the heat exchanger coil 217 includes one or more heat transfer fluid channels through which heat transfer fluid, such as an ethylene glycol/water mix, may be passed to control the temperature of the chuck 250 and ultimately the temperature of the substrate 202.

The chuck 250 may include a mesh 249 coupled to a high voltage DC supply 248 so that the mesh 249 may carry a DC bias potential to implement the electrostatic clamping of the substrate 202. The chuck 250 may be coupled with a first RF power source and in one such embodiment, the mesh 249 may be coupled with the first RF power source so that both the DC voltage offset and the RF voltage potentials are coupled across a thin dielectric layer on the top surface of the chuck 250. In the illustrative embodiment, the first RF power source may include a first and second RF generator 252, 253. The RF generators 252, 253 may operate at any industrially utilized frequency, however in the exemplary embodiment the RF generator 252 may operate at 60 MHz to provide advantageous directionality. Where a second RF generator 253 is also provided, the exemplary frequency may be 2 MHz.

With the chuck 250 to be RF powered, an RF return path may be provided by a first showerhead 225. The first showerhead 225 may be disposed above the chuck to distribute a first feed gas into a first chamber region 284 defined by the first showerhead 225 and the chamber wall 240. As such, the chuck 250 and the first showerhead 225 form a first RF coupled electrode pair to capacitively energize a first plasma 270 of a first feed gas within a first chamber region 284. A DC plasma bias, or RF bias, resulting from capacitive coupling of the RF powered chuck may generate an ion flux from the first plasma 270 to the substrate 202, e.g., Ar ions where the first feed gas is Ar, to provide an ion milling plasma. The first showerhead 225 may be grounded or alternately coupled with an RF source 228 having one or more generators operable at a frequency other than that of the chuck 250, e.g., 13.56 MHz or 60 MHz. In the illustrated embodiment the first showerhead 225 may be selectably coupled to ground or the RF source 228 through the relay 227 which may be automatically controlled during the etch process, for example by a controller (not shown). In disclosed embodiments, chamber 200 may not include showerhead 225 or dielectric spacer 220, and may instead include only baffle 215 and showerhead 210 described further below.

As further illustrated in the figure, the etch chamber 200 may include a pump stack capable of high throughput at low process pressures. In embodiments, at least one turbo molecular pump 265, 266 may be coupled with the first chamber region 284 through one or more gate valves 260 and disposed below the chuck 250, opposite the first showerhead 225. The turbo molecular pumps 265, 266 may be any commercially available pumps having suitable throughput and more particularly may be sized appropriately to maintain process pressures below or about 10 mTorr or below or about 5 mTorr at the desired flow rate of the first feed gas, e.g., 50 to 500 sccm of Ar where argon is the first feedgas. In the embodiment illustrated, the chuck 250 may form part of a pedestal which is centered between the two turbo pumps 265 and 266, however in alternate configurations chuck 250 may be on a pedestal cantilevered from the chamber wall 240 with a single turbo molecular pump having a center aligned with a center of the chuck 250.

Disposed above the first showerhead 225 may be a second showerhead 210. In one embodiment, during processing, the first feed gas source, for example, Argon delivered from gas distribution system 290 may be coupled with a gas inlet 276, and the first feed gas flowed through a plurality of apertures 280 extending through second showerhead 210, into the second chamber region 281, and through a plurality of apertures 282 extending through the first showerhead 225 into the first chamber region 284. An additional flow distributor or baffle 215 having apertures 278 may further distribute a first feed gas flow 216 across the diameter of the etch chamber 200 through a distribution region 218. In an alternate embodiment, the first feed gas may be flowed directly into the first chamber region 284 via apertures 283 which are isolated from the second chamber region 281 as denoted by dashed line 223.

Chamber 200 may additionally be reconfigured from the state illustrated to perform an etching operation. A secondary electrode 205 may be disposed above the first showerhead 225 with a second chamber region 281 there between. The secondary electrode 205 may further form a lid or top plate of the etch chamber 200. The secondary electrode 205 and the first showerhead 225 may be electrically isolated by a dielectric ring 220 and form a second RF coupled electrode pair to capacitively discharge a second plasma 292 of a second feed gas within the second chamber region 281. Advantageously, the second plasma 292 may not provide a significant RF bias potential on the chuck 250. At least one electrode of the second RF coupled electrode pair may be coupled with an RF source for energizing an etching plasma. The secondary electrode 205 may be electrically coupled with the second showerhead 210. In an exemplary embodiment, the first showerhead 225 may be coupled with a ground plane or floating and may be coupled to ground through a relay 227 allowing the first showerhead 225 to also be powered by the RF power source 228 during the ion milling mode of operation. Where the first showerhead 225 is grounded, an RF power source 208, having one or more RF generators operating at 13.56 MHz or 60 MHz, for example, may be coupled with the secondary electrode 205 through a relay 207 which may allow the secondary electrode 205 to also be grounded during other operational modes, such as during an ion milling operation, although the secondary electrode 205 may also be left floating if the first showerhead 225 is powered.

A second feed gas source, such as nitrogen trifluoride, and a hydrogen source, such as ammonia, may be delivered from gas distribution system 290, and coupled with the gas inlet 276 such as via dashed line 224. In this mode, the second feed gas may flow through the second showerhead 210 and may be energized in the second chamber region 281. Reactive species may then pass into the first chamber region 284 to react with the substrate 202. As further illustrated, for embodiments where the first showerhead 225 is a multi-channel showerhead, one or more feed gases may be provided to react with the reactive species generated by the second plasma 292. In one such embodiment, a water source may be coupled with the plurality of apertures 283. Additional configurations may also be based on the general illustration provided, but with various components reconfigured. For example, flow distributor or baffle 215 may be a plate similar to the second showerhead 210, and may be positioned between the secondary electrode 205 and the second showerhead 210. As any of these plates may operate as an electrode in various configurations for producing plasma, one or more annular or other shaped spacer may be positioned between one or more of these components, similar to dielectric ring 220. Second showerhead 210 may also operate as an ion suppression plate in embodiments, and may be configured to reduce, limit, or suppress the flow of ionic species through the second showerhead 210, while still allowing the flow of neutral and radical species. One or more additional showerheads or distributors may be included in the chamber between first showerhead 225 and chuck 250. Such a showerhead may take the shape or structure of any of the distribution plates or structures previously described. Also, in embodiments a remote plasma unit (not shown) may be coupled with the gas inlet to provide plasma effluents to the chamber for use in various processes.

In an embodiment, the chuck 250 may be movable along the distance H2 in a direction normal to the first showerhead 225. The chuck 250 may be on an actuated mechanism surrounded by a bellows 255, or the like, to allow the chuck 250 to move closer to or farther from the first showerhead 225 as a means of controlling heat transfer between the chuck 250 and the first showerhead 225, which may be at an elevated temperature of 80° C.-150° C., or more. As such, an etch process may be implemented by moving the chuck 250 between first and second predetermined positions relative to the first showerhead 225. Alternatively, the chuck 250 may include a lifter 251 to elevate the substrate 202 off a top surface of the chuck 250 by distance H1 to control heating by the first showerhead 225 during the etch process. In other embodiments, where the etch process is performed at a fixed temperature such as about 90-110° C. for example, chuck displacement mechanisms may be avoided. A system controller (not shown) may alternately energize the first and second plasmas 270 and 292 during the etching process by alternately powering the first and second RF coupled electrode pairs automatically.

The chamber 200 may also be reconfigured to perform a deposition operation. A plasma 292 may be generated in the second chamber region 281 by an RF discharge which may be implemented in any of the manners described for the second plasma 292. Where the first showerhead 225 is powered to generate the plasma 292 during a deposition, the first showerhead 225 may be isolated from a grounded chamber wall 240 by a dielectric spacer 230 so as to be electrically floating relative to the chamber wall. In the exemplary embodiment, an oxidizer feed gas source, such as molecular oxygen, may be delivered from gas distribution system 290, and coupled with the gas inlet 276. In embodiments where the first showerhead 225 is a multi-channel showerhead, any silicon-containing precursor, such as OMCTS for example, may be delivered from gas distribution system 290, and directed into the first chamber region 284 to react with reactive species passing through the first showerhead 225 from the plasma 292. Alternatively the silicon-containing precursor may also be flowed through the gas inlet 276 along with the oxidizer. Chamber 200 is included as a general chamber configuration that may be utilized for various operations discussed in reference to the present technology. The chamber is not to be considered limiting to the technology, but instead to aid in understanding of the processes described. Several other chambers known in the art or being developed may be utilized with the present technology including any chamber produced by Applied Materials Inc. of Santa Clara, Calif., or any chamber that may perform the techniques described in more detail below.

FIG. 3 illustrates an etching method 300 that may be performed, for example, in the chamber 200 as previously described. Method 300 may include one or more operations prior to the initiation of the method, including front end processing, deposition, etching, polishing, cleaning, or any other operations that may be performed prior to the described operations. A processed substrate, which may be a semiconductor wafer of any size, may be positioned within a chamber for the method 300. In embodiments the operations of method 300 may be performed in multiple chambers depending on the operations being performed. Additionally, in embodiments the entire method 300 may be performed in a single chamber to reduce queue times, contamination issues, and vacuum break. Subsequent operations to those discussed with respect to method 300 may also be performed in the same chamber or in different chambers as would be readily appreciated by the skilled artisan, and may include a variety of operations such as additional growth operations, for example.

A semiconductor substrate in the chamber may have an exposed region of silicon nitride, or may have an exposed region of nitride covering a silicon dummy gate. For example, in source-drain processing, one operation may include opening the spacer to expose the silicon for recess. Providing access to the silicon alone may produce additional issues with subsequent operations if the removal cannot be performed in a relatively anisotropic manner. The nitride may be removed with the modification and removal operations described throughout this application, and may maintain an amount of oxide at least along the sidewalls of the spacers, which may support the nitride spacer corners, and may allow them to maintain a relatively square corner profile.

A plasma may be formed within the processing region of the semiconductor processing chamber in method 300. The plasma may be formed with a bias power utilizing an oxygen precursor or oxygen-containing precursor. In other embodiments, the oxygen may be flowed to a remote plasma region for excitation before being delivered to the substrate. The plasma effluents of the oxygen plasma may be utilized to contact and oxidize the exposed silicon nitride surface at operation 305. The oxygen plasma may be formed with a mixture of materials, including inert precursors utilized to dilute the oxygen. For example, oxygen or an oxygen-containing material may be diluted with an inert precursor, such as helium, neon, argon, krypton, xenon, or radon, and flowed into the processing region of the semiconductor processing chamber. The dilution of oxygen to inert precursor may be up to or about 1:2, up to or about 1:5, up to or about 1:10, up to or about 1:15; up to or about 1:20, up to or about 1:25, up to or about 1:30, up to or about 1:50, or higher in embodiments.

The oxidation may be performed to a depth of down to about 2 nm in embodiments, based on plasma power and time of the oxygen plasma treatment. In embodiments, the depth of oxidation may be down to about 3 nm, down to about 4 nm, down to about 5 nm, down to about 6 nm, down to about 7 nm, down to about 8 nm, down to about 9 nm, down to about 10 nm, down to about 12 nm, down to about 15 nm, or greater. The oxidation may not be uniform on all surfaces in embodiments. For example, the plasma may be a bias plasma having a general directionality normal to the surface of the substrate. Accordingly, the oxidation may occur to a greater depth on base surfaces than on sidewalls, for example, although all exposed surfaces may be at least partially oxidized in embodiments. The oxygen source may include oxygen, ozone, or any other oxygen-containing precursor in embodiments, and the silicon nitride may consist of silicon and nitrogen, although it may also contain one or more additional components or impurities. In embodiments the material oxidized may be silicon-containing compounds that may include silicon and one or more additional elements or components.

Method 300 may include forming an inert plasma within the processing region of the semiconductor processing chamber at operation 310. With reference to chamber 200, for illustration purposes only, the plasma may be formed or generated in region 270, or within a region defined at least in part by the substrate support pedestal. Such a plasma may be similarly understood to be a wafer-level plasma. The effluents of the inert plasma may be utilized in method 300 for modifying a surface of the oxidized materials on a semiconductor substrate at operation 315. The substrate may be within or housed in the processing region of the semiconductor processing chamber.

A remote plasma may be formed at operation 320 to produce plasma effluents, and the remote plasma may include or be composed of a fluorine-containing precursor. In embodiments, the plasma utilized in operation 320 may also be formed at the wafer level, but a remote plasma may reduce a sputtering component at the wafer and from the chamber components. The plasma effluents may be flowed through the processing chamber to the processing region of the semiconductor processing chamber where the substrate may be housed at operation 325. Upon contacting the modified surface, the plasma effluents may remove the modified oxidized silicon nitride materials from the semiconductor substrate at operation 330.

The modifying and removal operations of method 300 may allow a controlled removal of unwanted materials, such as for the silicon nitride recess and spacer formation as described previously. The operations may also be well suited for any size features, including small pitch features, or the width of spacers as well as between successive spacers for example, of less than or about 50 nm, less than or about 32 nm, less than or about 25 nm, less than or about 20 nm, less than or about 15 nm, less than or about 12 nm, less than or about 10 nm, less than or about 9 nm, less than or about 8 nm, less than or about 7 nm, less than or about 6 nm, less than or about 5 nm, less than or about 4 nm, less than or about 3 nm, less than or about 2 nm, less than or about 1 nm, or smaller. The oxidizing, modifying, and removal operations may be performed successively in multiple chambers or they may all be performed in a single chamber, such as, for example, chamber 200, which may produce both wafer-level plasmas and remote plasmas within the chamber, or in association with the chamber.

The modifying operation 315 may involve an inert plasma of one or more materials. The material used to produce the plasma may be one or more noble materials including helium, neon, argon, krypton, xenon, or radon. The material used to produce the plasma may also be additional materials that may have limited chemical activity or be unreactive with the exposed material on the semiconductor surface being modified. For example, hydrogen may be used in operation 315. Because of the smaller atom size of hydrogen, for example, hydrogen may provide an further reduction of material, and may reduce the number of cycles of method 300 that may be performed. For example, the modification operation 315 may punch through the oxidized regions into, for example, single-crystalline silicon. Because hydrogen is very light atoms, it may scatter further within the structure allowing a deeper removal, or faster etch rate. Helium, however, may cause lower levels of damage to silicon nitride, and thus in embodiments the inert plasma may either comprise or consist of a helium plasma where a reduced amount of removal is desired. The modifying operation may involve a form of bombardment of the material to be removed, which may produce more reactive sites, or sites for easier removal.

The plasma formed from the inert precursor may be a bias plasma providing directional flow of plasma effluents to the substrate. Thus, the modification to the surfaces normal the surface of the substrate, such as sidewalls, may be less pronounced than base features, or may not occur at all, or to a lesser degree. In this way, an amount of oxidation to sidewalls of the nitride spacers may be maintained subsequent method 300 or during the removal operations of method 300. As explained further below, the oxide may provide additional support to the fin structure or the corners of the nitride spacers, which may provide a more square corner, or reduced rounding.

The plasma may be a low-level plasma to limit the amount of bombardment, sputtering, and surface modification. In embodiments the plasma power may be less than or about 300 W, less than or about 250 W, less than or about 200 W, less than or about 150 W, less than or about 100 W, less than or about 75 W, less than or about 50 W, or less than or about 25 W. By utilizing a plasma power that is, for example, about 100 W, the depth of penetration of the plasma effluents may be limited. For example, modification operations as described, may allow the surface of the exposed material on the semiconductor substrate to be modified to a depth from the exposed surface within the semiconductor substrate of less than or about 4 nm, and may allow modification of the surface of materials to a depth of less than or about 3 nm, less than or about 2 nm, or less than or about 1 nm. For example, by utilizing the low-level plasma, such as at about 50 W, and a relatively light precursor such as hydrogen or helium, the saturation depth of penetration may be around 1 nm, around 2 nm, around 3 nm, around 4 nm, or around 5 nm in embodiments. The modification operation may be relatively or completely insensitive to temperature and material, and may modify or damage exposed regions of nitride, oxide, polysilicon, or single-crystalline silicon almost equally.

The pressure within the processing chamber may be controlled during the modification operation 315 as well. For example, while forming the inert plasma and performing the modification operation, the pressure within the processing chamber may be maintained below or about 1 Torr. Additionally, in embodiments, the pressure within the processing chamber may be maintained below or about 500 mTorr, below or about 250 mTorr, below or about 200 mTorr, below or about 150 mTorr, below or about 100 mTorr, below or about 80 mTorr, below or about 60 mTorr, below or about 50 mTorr, below or about 40 mTorr, below or about 30 mTorr, below or about 20 mTorr, below or about 10 mTorr, or lower. The pressure within the chamber may affect the directionality of the modification operation 315. For example, as pressure is increased, the modification process may become more isotropic, and as the pressure is reduced, the modification process may become more anisotropic. Thus, as pressure is increased, the nitride spacer sidewalls may begin to be treated as well, which after removal can remove material beyond what was originally desired in certain operations, as well as further laterally recess the silicon sidewalls that have been oxidized. Accordingly, in embodiments the pressure may be maintained around 20 mTorr, for example, to maintain a relatively or substantially anisotropic profile of the modification operation.

During the removal operations, however, the pressure may be increased to provide a more isotropic etch. The removal may be performed with relatively diluted etchants in embodiments that may have a greater effect on modified oxide material as well as nitride material than on unmodified oxide material. Accordingly, the pressure may be increased during the removal operation in order to provide a more complete structural etching of the modified material and underlying silicon nitride. For example, subsequent the modification operation 315, such as during any of the subsequent operations, the pressure within the processing chamber may be increased to above or about 250 mTorr, and may be increased to above or about 500 mTorr, above or about 1 Torr, above or about 3 Torr, above or about 5 Torr, above or about 10 Torr, or higher. In certain embodiments, the modification operation may be performed at a first pressure, and the removal may be performed at a second pressure greater than the first pressure. For example, in embodiments the second pressure may be more than 100 times the first pressure, as well as any of the values between any of the pressures noted.

The plasma utilized in the removal operation may be formed remotely from the processing region of the semiconductor processing chamber. For example, the plasma may be formed in a region of the semiconductor processing chamber that is fluidly isolated from the processing region of the semiconductor processing chamber. Thus, the region may be physically separated from the processing region, while being fluidly coupled with the processing region. For example, in the exemplary chamber of FIG. 2, the remote plasma may be generated in region 292, which is separated from the processing region by showerhead 225. Additionally, the remote plasma may be formed in a remote plasma unit, such as an RPS unit that is separate from the chamber, but fluidly coupled with the chamber to deliver plasma effluents into the chamber, such as through a lid, top plate, or showerhead.

The remote plasma may be formed from one or more precursors including a fluorine-containing precursor. The fluorine-containing precursor may include one or more materials including NF₃, HF, F₂, CF₄, CHF₃, C₂F₆, C₃F₆, BrF₃, ClF₃, SF₆, or additional fluorine-substituted hydrocarbons, or fluorine-containing materials. In other embodiments, additional or alternative halogen-containing precursors may be used. The fluorine-containing precursor may be flowed into the remote plasma region to generate plasma effluents, such as fluorine-containing plasma effluents. A source of hydrogen may also be incorporated as an etchant precursor, and may include hydrogen, ammonia, or any other incompletely substituted hydrocarbon, or other hydrogen-containing material. The source of hydrogen, such as ammonia, for example, may be delivered with the fluorine-containing precursor into the remote plasma region during plasma formation, and thus the plasma effluents may also include hydrogen-containing plasma effluents. The source of hydrogen may also bypass the remote plasma region and be delivered into the processing region where it may interact with the fluorine-containing plasma effluents. In either scenario, the plasma effluents may be delivered to the processing region of the semiconductor processing chamber where they may contact or interact with the modified material on the semiconductor substrate.

As previously discussed, in embodiments the exposed material may include portions of a nitride spacer, which has been oxidized. The precursors and plasma effluents may be effective at removing oxide and/or nitride in various semiconductor processes. Selective removal, however, may be affected by processing temperatures. Lower chamber temperatures may allow increased etching of one or more materials. In processes utilizing a fluorine-containing precursor and also a hydrogen-containing precursor to etch oxide materials, the process may involve performing an etch with plasma effluents, or with alternative precursors such as HF, at a low temperature, such as below about 50° C. or lower, to form solid byproducts on the surface of the material being removed. The procedure may then involve heating the materials above around 100° C. in order to sublimate the solid byproducts, which may include ammonium fluorosilicate, for example.

The present technology, however, may perform the removal process at a semiconductor substrate or semiconductor chamber temperature of above or about 50° C., above or about 60° C., above or about 70° C., above or about 80° C., above or about 90° C., above or about 100° C., above or about 110° C., above or about 120° C., above or about 130° C., above or about 140° C., or above or about 150° C. An etching process utilizing the precursors discussed above may have limited capability, or may not etch certain materials at all at a temperature of about 100° C., for example. While conventional technologies may avoid such temperatures as they may prevent the desired removal, the present technology can utilize this benefit to provide a self-limiting stop on the etching operation. Although unmodified oxide and nitride materials may not etch with the removal process described at a temperature of 100° C., or with very limited removal, the modified materials produced may etch at a sufficient rate to remove the unwanted materials, such as what may be a more square profile of the silicon nitride spacers.

Thus, once the modified portion of the exposed materials has been removed, the underlying unmodified materials may not etch, or may have limited etching, and may effectively halt the etching process. In this way, minute amounts of material may be removed without overly attacking thin semiconductor layers or small pitch features. Accordingly, in embodiments, removing the modified surface of the exposed material may expose an unmodified portion of the material. An etching selectivity of a modified portion of the material to an unmodified portion of the material may be greater than or about 10:1. Depending on the material being etched, an etching selectivity of a modified portion of the material to an unmodified portion of the material may be greater than or about 20:1, 40:1, 100:1, 1,000:1, 10,000:1, up to about 1:0 at which point the modified portion of the material etches, but an unmodified portion of the material does not etch, or essentially does not etch. The modification operation may produce an amount of dangling bonds and reactive sites for the modified material, which may allow the removal operation to occur under conditions at which the removal may not otherwise occur, or may occur at substantially reduced rates and selectivities for unmodified materials. This may be more pronounced with certain materials as well. For example, unmodified silicon oxide may be even less likely to be removed during operation 330 than silicon nitride, and thus by producing a sidewall oxidation of the silicon nitride spacers, the corners of the spacers may be etched to a lesser degree than without the oxidation.

As previously explained, the modification operations may be performed at a relatively low plasma power level to create a depth of penetration within the exposed material surfaces of a few nanometers or less, such as about 1 nm to about 2 nm. Additionally, the depth of modification may be tuned based on the depth of oxidation, in order to limit the modification to regions that have been oxidized, either completely, substantially, or at least partially. Because the removal operation can be limited to essentially only remove modified oxide surfaces, or have limited impact on unmodified surfaces, the removal operation may be limited to the modified region, and thus remove about 1 nm, about 2 nm, about 3 nm, or about 4 nm of material. Thus, by maintaining a substantially anisotropic profile of the modification operation, the oxidized sidewalls of the silicon region may remain unmodified or partially, substantially, or essentially unmodified, and then remain unetched or partially, substantially, or essentially unetched during the etching operation. This may provide the improved corner profile discussed previously.

The modification operation may have a saturation depth of about 1 nm in embodiments, but an amount of modification or penetration may occur up to 2 nm, up to 3 nm, or up to 4 nm, or more, although the saturation depth may be much less. However, the removal operation may continue to etch partially modified regions of material, and thus the removal operation may remove slightly more material than the saturation depth of the modification. Thus, in embodiments, the oxidation may be performed to a depth greater than the saturation depth of modification to allow the removal operation to remove modified material without extending beyond, or by at least substantially maintaining a portion of the underlying oxidized material.

To ensure removal of an acceptable amount of silicon nitride, or other unwanted material from a substrate, the oxidation, modification, and/or removal operations may be performed in cycles to allow removal to a depth beyond the typical saturation depth of the modification operation. Accordingly, in embodiments, method 300 may be performed for 1 cycle, or up to or about 2 cycles, 3 cycles, 4 cycles, 5 cycles, 6 cycles, 7 cycles, 8 cycles, 9 cycles, 10 cycles, 12 cycles, 14 cycles, 16 cycles, 18 cycles 20 cycles, 22 cycles, 24 cycles, 26 cycles, 28 cycles, 30 cycles, 35 cycles, 40 cycles, 45 cycles, 50 cycles, or more in order to fully remove a material from a substrate, or to remove an adequate amount of material to produce a desired profile. For such removal, the fine-tune control over the material removal based on a saturation depth of the modification operation may allow about 1 nm, about 2 nm, about 3 nm, about 4 nm, about 5 nm, about 6 nm, about 7 nm, about 8 nm, about 9 nm, or about 10 nm, to be removed each cycle. Additionally, different materials may be removed to a different degree with each cycle. For example, an amount or depth of nitride material that is removed each cycle may be less than an amount or depth of silicon-containing, or oxidized silicon-containing, material that is removed each cycle.

In this way, within up to or about 1 cycle, up to or about 2 cycles, up to or about 5 cycles, up to or about 10 cycles, up to or about 20 cycles, up to or about 30 cycles, or up to or about 40 cycles, the silicon nitride may be recessed to a depth of up to or about 5 nm, up to or about 10 nm, up to or about 15 nm, up to or about 20 nm, up to or about 30 nm, up to or about 40 nm, up to or about 50 nm, or more in embodiments. The operations are being discussed with respect to a limited amount of removal, but the techniques can also be used to remove additional material by, for example, causing the oxidation and modification to occur to a lower depth, increasing the number of cycles, or by adjusting etching parameters including temperature. However, for limiting the amount of removal in many semiconductor processing operations, the low-power bias plasma with precursors such as previously discussed may allow a controlled amount of material to be removed with each cycle.

The precursors may also be modified to affect the removal operation. For example, the fluorine-containing precursor may be diluted to additionally reduce the etching of unmodified material, and oxidized material. For example, the fluorine-containing precursor may be included at a flow rate of less than or about 100 sccm in embodiments, and may be included at a flow rate of less than or about 50 sccm, less than or about 40 sccm, less than or about 30 sccm, less than or about 20 sccm, less than or about 10 sccm, less than or about 5 sccm, or lower. The fluorine-containing precursor may be diluted with an inert precursor, such as helium or some other noble gas, for example, which may be included at a flow rate of greater than or about 1 slm or more. The hydrogen-containing precursor may be included at a flow rate of greater than or about 500 sccm in embodiments, and may be included at a flow rate of greater than or about 600 sccm, greater than or about 700 sccm, greater than or about 800 sccm, greater than or about 900 sccm, or higher. Thus, a flow rate ratio of the hydrogen-containing precursor to the fluorine-containing precursor may be up to or about 10:1, and in embodiments may be up to, greater than, or about 20:1, 30:1, 40:1, 50:1, 60:1, 70:1, 80:1. 90:1, 100:1, or more. The diluted etchant may have limited impact on unmodified surfaces, and may have even more limited impact on oxidized surfaces. In this way, the oxidized sidewalls of the nitride spacers may be at least partially sustained, and may be substantially maintained or essentially maintained during the removal operations. This may provide the improved corner profile of the nitride spacers.

Turning to FIGS. 4A-4D is illustrated cross-sectional views of a semiconductor substrate on which operations of the present technology are being performed. FIG. 4A illustrates a formation process that may include a silicon oxide layer 405, which may be formed over a substrate, such as a silicon substrate. On silicon oxide layer 405 may be formed lines 415, which may be or include oxide, nitride, polysilicon, or any number of other materials. A layer of nitride 410, such as silicon nitride may be deposited over the surface of the structure as a nitride spacer. Because of the deposition characteristics of the process, the silicon nitride may be relatively or substantially rounded corners. When etching is performed, these rounded corners may be further tapered from plasma effluents, which may produce more pronounced rounding in the final spacers, which may be inconsistent between spacers and within the core of spacers. For example, this may cause inconsistent processing such that later operations may produce different widths between core regions and gap regions, which may then be reversed with subsequent operations. This phenomenon is commonly known as pitch walking and may be detrimental to the overall integrated circuit. Forming more square nitride spacers may be difficult conventionally, however, without additional masking, deposition, or etching operations that may further reduce or damage the spacers, pad oxide, or other structures. In FIG. 4B, an oxygen-containing precursor or set of precursors may be delivered to the processing region of the processing chamber. A bias plasma or other plasma may be formed to produce oxygen-containing plasma effluents that may be used to oxidize exposed surfaces.

Although illustrated on only a few surfaces, the oxidation may occur on some or all exposed surfaces regardless of directionality. In other embodiments, the oxidation may be at least partially directional. Regions of the nitride spacer 412 a may be oxidized and may include sidewall regions 412 b. These regions may be oxidized to a depth of up to or about 1 nm, up to or about 2 nm, up to or about 3 nm, up to or about 4 nm, up to or about 5 nm, or more in embodiments. As illustrated in the sidewall region of exposed silicon nitride 412 b, the oxidation may occur on all surfaces exposed, but may occur to a greater depth on surfaces parallel to the substrate, as opposed to sidewalls and other normal surfaces. Accordingly, the oxidation may occur to a depth of about 2 nm, about 3 nm, about 4 nm, about 5 nm, about 6 nm, about 7 nm, or more on the top surfaces of the silicon nitride spacer and silicon surface, but may occur to a depth of less than or about 3 nm, less than or about 2 nm, less than or about 1 nm, or less on sidewalls of the various features.

FIG. 4C illustrates aspects of an etching method according to the present technology. For example, an inert plasma may be formed within a processing region of a semiconductor processing chamber. The inert plasma may produce effluents 420 that are directed to the surface of the semiconductor substrate and the exposed, oxidized materials 412 thereon. These effluents of the inert plasma 420 may be used to modify an exposed portion of silicon oxide, such as region 412, which may be the silicon nitride that has been oxidized on the semiconductor substrate within the processing region of the semiconductor processing chamber. The plasma may be a bias plasma formed from hydrogen, helium, or one or more other inert precursors as previously described. The power level of the bias plasma may be less than or about 100 W, and may be around 50 W in embodiments.

The modification operation may be performed for about 10 seconds or less up to several minutes or more depending on the depth of penetration sought and the parameters of the modification. A low pressure may be maintained within the processing chamber, such as about 20 mTorr, for example, to produce a relatively anisotropic delivery of plasma effluents 420 as illustrated. The depth of penetration may be limited to about 1 nm in embodiments, but may extend to a depth of about 2 nm, about 3 nm, about 4 nm, about 5 nm, or more. In embodiments, the depth of modification may less than the depth of oxidation of the exposed materials.

Operations may include forming a plasma of a fluorine-containing precursor in a remote region of the semiconductor processing chamber, where the remote region may be separated from the processing region of the semiconductor processing chamber by a showerhead. The modified regions of silicon nitride 412, as well as other exposed regions, may be contacted with plasma effluents of the fluorine-containing precursor. Etching with the plasma effluents may be performed on the modified silicon oxide, and the temperature of the substrate or chamber during the etching may be about 100° C., which may allow etching of the modified layers while limiting or preventing etching of the unmodified regions of each material underlying the modified portions. Additionally, because the etching operations may be performed at about 100° C., limited solid byproducts, or no solid byproducts, may be produced during the etching operations.

As shown in FIG. 4D, these operations may recess the silicon nitride to a depth of up to, about, or greater than 20 nm, and may also perform the nitride spacer openings exposing the silicon, oxide, or other material regions, as well as other nitride removal about lines 415. Because of the conditions at which the etching is performed, including a higher temperature as well as a more dilute etchant, the etchant may etch the modified regions of oxide and nitride, while substantially maintaining the unmodified regions. Thus, because the modification is performed with directionality, the sidewalls 412 b may remain essentially unmodified, or substantially unmodified. When the removal operations are performed, this unmodified silicon oxide may remain. Although the etchant may be more dilute during the process, the etchant may still etch silicon nitride slightly, which may still produce slight corner rounding. However, because the unmodified oxide may remain up the outer sidewalls of the nitride spacers, this oxide may support the corners of the silicon nitride spacer as the diluted etchant may be even less selective to oxide. For example, a selectivity determined for modified and unmodified materials for the present technology included over 40:1 for silicon nitride, and 100:0 for silicon oxide. Thus, infinite selectivity for modified silicon oxide was produced in the discussed methods, and virtually infinite or infinite selectivity of modified silicon oxide to unmodified silicon oxide may allow the oxide sidewall material to maintain a defined corner of the nitride spacer. The temperature during the removal operation was maintained at 100° C., which may contribute to the etching operation removing no or minimal unmodified material. As the processing temperatures are reduced below about 100° C., and more so below about 50° C., the underlying, unmodified portions may etch as well, reducing the efficiency of the treatment, and possibly preventing suitable outcomes of material removal.

Consequently, a more uniform etch of the silicon nitride spacer may be performed across an upper surface of the spacer with the present technology. This etch may maintain the height across the spacer for each individual spacer, and may produce a height variation of less than 10 nm across the spacer. The height variation may also be limited to less than or about 9 nm, less than or about 8 nm, less than or about 7 nm, less than or about 6 nm, less than or about 5 nm, less than or about 4 nm, less than or about 3 nm, less than or about 2 nm, less than or about 1 nm, or may essentially produce a flat profile across the top of each spacer. It is to be understood that FIG. 4D is intended only as an illustration of the process, and does not necessarily accurately show the depth of etching. FIG. 4D may show an exaggerated profile of the silicon nitride, as well as the line material underlying the nitride for the sake of illustration of the methods according to the present technology.

The oxidation may oxidize the sidewalls of nitride material 412 b as well as the base and top of nitride material 412 a, although the oxidation may not be to a similar depth on the sidewalls as on the top. However, the modification operation may be anisotropic if not highly anisotropic, and thus, the base and top of nitride material 412 a may be modified to a depth of up to a few nanometers, while the sidewalls may be minimally modified, or may be partially, substantially, or essentially unmodified. Thus, because the removal operation may be tuned as explained previously to remove modified material while substantially maintaining or fully maintaining unmodified material, the sidewalls of the nitride material 412 b may not be removed, while the modified top and base of nitride material 412 a may be removed. In this way, the entire method of removal may be substantially or essentially anisotropic. For example, while a depth of 30 nm of silicon nitride may be removed with the described processes, a lateral etch across the nitride spacer may be about 1 nm or less.

The plasma effluents used in the etching operations may be formed in a remote region of the semiconductor processing chamber fluidly coupled with, and physically separated from, the processing region of the semiconductor processing chamber. Thus, the remote region of the semiconductor processing chamber may be a region defined within the semiconductor processing chamber. Additionally, the remote region of the semiconductor processing chamber may be a region external to the semiconductor processing chamber, but fluidly coupled with an inlet to the semiconductor processing chamber. For example, the fluorine-containing plasma effluents may be produced in a remote plasma unit coupled with the semiconductor processing chamber. Either of these configurations may prevent or reduce sputtering at the wafer level during the etching, and reduce contaminant deposition or production within the processing region.

The plasma effluents of the fluorine-containing precursor may be produced by a capacitively-coupled plasma in embodiments, or may be produced by an inductively-coupled plasma, or other plasma generating process. The power level of the plasma may be less than or about 1000 W in embodiments, and may be less than or about 900 W, less than or about 800 W, less than or about 700 W, less than or about 600 W, less than or about 500 W, less than or about 400 W, less than or about 300 W, less than or about 200 W, or less than or about 100 W. For example, the power level may be about 300 W to control plasma dissociation of the materials, which may provide additional control over the etching characteristics such as by, for example, not fully dissociating all fluorine-containing precursors used in the operations. However, in embodiments full dissociation may be desired, and higher plasma power levels may be used.

The precursors used in the etching operations of the modified silicon oxide may additionally include a hydrogen-containing precursor, which may also contact the modified materials. The hydrogen-containing precursor may be included with the fluorine-containing precursor to produce plasma effluents of all precursors. The hydrogen-containing precursor may also bypass the remote region of the semiconductor processing chamber in embodiments. For example, the hydrogen-containing precursor may be delivered to the processing chamber at a port or channel downstream from the remote plasma generation, such as through a showerhead. The hydrogen-containing precursor may interact with the plasma effluents of the fluorine-containing precursor subsequent to the plasma effluents of the fluorine-containing precursor exiting the remote region of the semiconductor processing chamber in embodiments.

The etching performed on the modified portions of the semiconductor substrate may be performed in a way to limit the removal of unmodified material underlying the modified material, or separate from the material desired for removal. Thus, because the modification may be performed uniformly across the nitride spacer surface, the removal may produce a relatively or substantially flat profile across the spacer surface. As previously discussed, the temperature at which the etching is performed may affect whether the unmodified material is etched once exposed, or to what degree it is etched. In FIGS. 5A-5B is shown imaging of formed nitride spacers according to embodiments of the present technology. As shown in FIG. 5A, a conventional etch may substantially taper or round the nitride spacer across the surface of the spacer. This may cause a variation across the top of the spacer of greater than 20 nm or more. FIG. 5B, shows an enhanced view of a silicon nitride spacer produced according to the present technology. The spacer may have a square corner profile based on the supportive oxide sidewalls, which may limit the variation across the height of the spacer. For example, the formed nitride spacer may have a variation across the height of the spacer of less than or about 7 nm, and may have a variation across the height of the spacer of less than or about 6 nm, less than or about 5 nm, less than or about 4 nm, less than or about 3 nm, less than or about 2 nm, less than or about 1 nm, or may have a substantially flat profile across the height of the spacer. Such technology may allow a reduction in pitch walking, which may produce more uniform devices, with more consistent components as compared to conventional technologies. The produced devices may also have faster queue times due to the limited number of operations to produce small, flat silicon nitride spacers, which may not require additional deposition and patterning to produce smaller line widths.

In the preceding description, for the purposes of explanation, numerous details have been set forth in order to provide an understanding of various embodiments of the present technology. It will be apparent to one skilled in the art, however, that certain embodiments may be practiced without some of these details, or with additional details.

Having disclosed several embodiments, it will be recognized by those of skill in the art that various modifications, alternative constructions, and equivalents may be used without departing from the spirit of the embodiments. Additionally, a number of well-known processes and elements have not been described in order to avoid unnecessarily obscuring the present technology. Accordingly, the above description should not be taken as limiting the scope of the technology.

Where a range of values is provided, it is understood that each intervening value, to the smallest fraction of the unit of the lower limit, unless the context clearly dictates otherwise, between the upper and lower limits of that range is also specifically disclosed. Any narrower range between any stated values or unstated intervening values in a stated range and any other stated or intervening value in that stated range is encompassed. The upper and lower limits of those smaller ranges may independently be included or excluded in the range, and each range where either, neither, or both limits are included in the smaller ranges is also encompassed within the technology, subject to any specifically excluded limit in the stated range. Where the stated range includes one or both of the limits, ranges excluding either or both of those included limits are also included.

As used herein and in the appended claims, the singular forms “a”, “an”, and “the” include plural references unless the context clearly dictates otherwise. Thus, for example, reference to “a layer” includes a plurality of such layers, and reference to “the precursor” includes reference to one or more precursors and equivalents thereof known to those skilled in the art, and so forth.

Also, the words “comprise(s)”, “comprising”, “contain(s)”, “containing”, “include(s)”, and “including”, when used in this specification and in the following claims, are intended to specify the presence of stated features, integers, components, or operations, but they do not preclude the presence or addition of one or more other features, integers, components, operations, acts, or groups. 

The invention claimed is:
 1. An etching method comprising: oxidizing an exposed nitride surface on a semiconductor substrate within a processing region of a semiconductor processing chamber; forming an inert plasma within the processing region of the semiconductor processing chamber; modifying at least part of the oxidized nitride with effluents of the inert plasma; forming a remote plasma from a fluorine-containing precursor to produce plasma effluents; flowing the plasma effluents to the processing region of the semiconductor processing chamber; and removing the modified oxidized nitride from the semiconductor substrate.
 2. The etching method of claim 1, wherein the inert plasma comprises a hydrogen or helium plasma.
 3. The etching method of claim 1, wherein the inert plasma is formed from a bias power below about 100 W.
 4. The etching method of claim 1, wherein the surface of the oxidized nitride on the semiconductor substrate is modified to a depth of penetration of less than about 4 nm.
 5. The etching method of claim 1, wherein a pressure within the semiconductor processing chamber while forming the inert plasma and during the modifying is maintained below about 50 mTorr.
 6. The etching method of claim 1, wherein the remote plasma is formed in a region of the semiconductor processing chamber fluidly isolated from the processing region of the semiconductor processing chamber or is formed in a remote plasma unit fluidly coupled with the semiconductor processing chamber.
 7. The etching method of claim 1, wherein the semiconductor substrate is maintained at a temperature above or about 80° C. during the removal of the modified oxidized nitride.
 8. The etching method of claim 7, wherein removing the modified oxidized nitride exposes an unmodified portion of oxidized nitride, and wherein an etching selectivity of a modified portion of the oxidized nitride to the unmodified portion of the oxidized nitride is greater than or about 100:1.
 9. The etching method of claim 1, wherein the oxidizing comprises: forming an oxygen-based plasma within the processing region of the semiconductor processing chamber; and contacting the exposed nitride surface with plasma effluents of the oxygen-based plasma.
 10. The etching method of claim 1, wherein the nitride comprises silicon nitride.
 11. The etching method of claim 1, wherein the method produces a nitride material characterized by a height, and wherein the height across the nitride material varies across the nitride material by less than or about 10 nm.
 12. An etching method comprising: oxidizing an exposed nitride material surface on a semiconductor substrate within a processing region of a semiconductor processing chamber to produce a region of oxide; forming an inert plasma within the processing region of the semiconductor processing chamber; modifying at least a portion of the region of oxide with effluents of the inert plasma; contacting the modified oxide with plasma effluents of a fluorine-containing precursor; and etching the modified oxide, wherein the oxidizing, modifying, contacting, and etching are all performed in the semiconductor processing chamber.
 13. The etching method of claim 12, wherein the etching is performed at a temperature of about 100° C.
 14. The etching method of claim 12, wherein the plasma effluents of the fluorine-containing precursor are formed in a remote region of the semiconductor processing chamber fluidly coupled with, and physically separated from, the processing region of the semiconductor processing chamber.
 15. The etching method of claim 14, wherein the plasma effluents of the fluorine-containing precursor are produced by a capacitively-coupled plasma at a power level of about 300 W.
 16. The etching method of claim 14, wherein the modified oxide is additionally contacted with a hydrogen-containing precursor.
 17. The etching method of claim 16, wherein the hydrogen-containing precursor bypasses the remote region of the semiconductor processing chamber, and wherein the hydrogen-containing precursor interacts with the plasma effluents of the fluorine-containing precursor subsequent to the plasma effluents of the fluorine-containing precursor exiting the remote region of the semiconductor processing chamber.
 18. An etching method comprising: forming an oxygen-containing plasma within a processing region of a semiconductor processing chamber; oxidizing an exposed silicon-containing surface on a semiconductor substrate within the processing region of the semiconductor processing chamber to form a region of silicon oxide; forming an inert plasma within the processing region of the semiconductor processing chamber, wherein the inert plasma comprises a hydrogen or helium plasma formed by a bias power of less than 1,000 W; modifying at least a portion of the oxidized silicon-containing surface with effluents of the inert plasma; forming a plasma of a fluorine-containing precursor in a remote region of the semiconductor processing chamber that is separated from the processing region of the semiconductor processing chamber by a showerhead; contacting the modified, oxidized silicon-containing surface with plasma effluents of the fluorine-containing precursor; and etching the modified, oxidized silicon-containing surface at a temperature of about 100° C., wherein the oxidizing, modifying, contacting, and etching are all performed in the semiconductor processing chamber, and wherein no solid byproducts are produced during the etching.
 19. The etching method of claim 18, wherein the remote region of the semiconductor processing chamber is a region defined within the semiconductor processing chamber.
 20. The etching method of claim 18, wherein the remote region of the semiconductor processing chamber is a region external to the semiconductor processing chamber, but fluidly coupled with an inlet to the semiconductor processing chamber. 